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Abstract. This article presents a new dual-mode
(i.e. both current-mode and voltage-mode) quadra-
ture sinusoidal oscillator using two Voltage Differenc-
ing Current Conveyors (VDCCs), two resistors and
two capacitors. The proposed configuration use only
grounded passive elements and enjoys independent re-
sistor/electronic tuning of both Condition of Oscilla-
tion (CO) as well as Frequency of Oscillation (FO).
The quadrature current and voltage mode outputs of
this circuit are available at appropriate impedance ter-
minals. The behavior of presented oscillator is also ex-
amined under non ideal/parasitic conditions. The va-
lidity of the proposed configuration has been confirmed
by SPICE simulations with TSMC 0.18 µm process pa-
rameters.
Keywords
Dual-mode oscillator, electronic control, high
impedance CM outputs, low impedance VM out-
put, VDCC.
1. Introduction
Oscillator is an important circuit configuration, which
finds several applications in measurement, signal pro-
cessing, communication, instrumentation and control
systems [1], [2], [3], [4], [5]. A quadrature sinusoidal os-
cillator which provides two 900 phase shifted sinusoidal
outputs simultaneously is widely used in telecommu-
nication engineering applications such as in quadra-
ture mixers, single sideband modulators and direct-
conversion receivers or for measurement purpose in se-
lective voltmeters and vector generators [6], [7], [8].
Several VM and CM quadrature sinusoidal oscillators
employing different Active Building Blocks (ABBs)
have been reported in open literature. Careful investi-
gation of literature available on quadrature oscillators
reveals that most of the oscillators provide either volt-
age mode quadrature outputs or current mode quadra-
ture outputs but only very few circuits are those which
provide voltage mode and current mode quadrature
outputs simultaneously. This simultaneous availabil-
ity of quadrature outputs is very useful in mixed mode
applications where current and voltage signals are re-
quired together.
The earlier work on dual-mode quadrature sinusoidal
Oscillators employing different active element(s) has
been reported in [9], [10], [11], [12], [13], [14], [15], [16],
[17], [18], [19], [20], [21]. Unfortunately, these reported
circuits suffer from one or more of following drawbacks:
(i) presence of floating passive component(s), which is
not desirable from the viewpoint of monolithic integra-
tion (ii) lack of independent electronic control of both
FO and CO (iii) lack of independent resistive control
of both FO and CO (iv) non-availability of quadrature
VM outputs at low impedance terminals (which need
additional voltage followers for cascading) and (v) non-
availability of high impedance explicit quadrature CM
outputs (which need additional current followers for
sensing and taking out the currents) (vi) use of ABB
with current copy terminal(s) to get explicit CM out-
puts (which need additional MOSFETs/BJTs to realize
current copy terminal(s).
Therefore, the purpose of this article is to present a
new CM/VM sinusoidal quadrature oscillator employ-
ing two VDCCs, two resistors and two capacitors which
enjoys following advantageous features simultaneously
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(a) Circuit symbol of VDCC.
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(b) Behavioral model of VDCC.
Fig. 1: VDCC circuit symbol and behavioral model.
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Fig. 2: CMOS implementation of VDCC [23].
which are not available with any of the previously pro-
posed quadrature oscillator configurations;
• Use of all grounded passive components.
• Independent electronic control of both FO and
CO.
• Independent resister control of both FO and CO.
• Independent tuning of FO and CO under non-ideal
conditions.
• Independent tuning of FO even under the influence
of parasitics.
• Availability of high impedance explicit CM
quadrature outputs.
• Availability of low impedance quadrature VM out-
puts.
• Low active/passive sensitivities.
• Good frequency stability.
VDCC is a versatile ABB proposed by Biolek in
2008, which provides electronically tunable transcon-
ductance gain in addition to transferring both current
and voltage in its relevant terminals [22]. Some appli-
cations of VDCC as grounded/floating inductor simu-
lators [23], [24], Single Resistance Controlled Oscillator
(SRCO) [25] and voltage mode biquad filter [26] have
been reported in available literature.
The circuit symbol and behavioral model of VDCC
are shown in Fig. 1, where P and N are input terminals
and Z, X, WP and WN are output terminals. The
terminals Z, X,WP andWN exhibit high impedances
while X is a low impedance terminal. The CMOS im-
plementation of VDCC [23] has been shown in Fig. 2.
The ideal terminal characteristics of VDCC can be de-
fined by the hybrid matrix as given by Eq. (1):
IN
IP
IZ
VX
IWP
IWN
 =

0 0 0 0
0 0 0 0
gm −gm 0 0
0 0 1 0
0 0 0 1
0 0 0 −1
 ·

VP
VN
VZ
IX
 . (1)
2. Proposed Quadrature
Oscillator
The proposed dual-mode quadrature oscillator is
shown in Fig. 3.
The routine circuit analysis of proposed dual mode
quadrature oscillator configuration as shown in Fig. 3,
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Fig. 3: The proposed dual-mode quadrature oscillator configu-
ration.
yields the following characteristic equation:
s2 + s
1
C2
(
1
R2
− gm2
)
+
gm1
R1C1C2
= 0. (2)
Thus, from Eq. (2), are the CO Eq. (3) and FO
Eq. (4). (
1
R2
− gm2
)
≤ 0. (3)
ω0 =
√
gm1
R1C1C2
. (4)
From Eq. (3) and Eq. (4) it is clear that CO can be
set by R2 or gm2 and FO is tuned by R1 or gm1 . Hence,
CO and FO both enjoy the independent electronic as
well as resistive tuning.
The expressions of CO and FO do not have any com-
mon term. Thus, the proposed circuit has the feature
of completely non-interactive control of CO and FO.
The current relationships derived from Fig. 3 are:
I2(s)
I1(s)
=
1
sR1C1
. (5)
I2(s)
I3(s)
=
gm1R2
sC1R1
. (6)
For sinusoidal steady state, Eq. (5) and Eq. (6) become:
I2(jω)
I1(jω)
=
1
ωR1C1
e−j90
◦
. (7)
I2(jω)
I3(jω)
=
gm1R2
ωC1R1
e−j90
◦
. (8)
It is evident from Eq. (7) and Eq. (8) that the phase
difference between currents (Io2 and Io1) and (Io2 and
Io3) is −90◦. Hence, the currents (Io1 and Io2), and
(Io2 and Io3) are in phase quadrature. The currents
Io2 and Io3 are explicit quadrature current outputs at
high impedance terminals.
The voltage transfer function from V1 (voltage at
“X” terminal of VDCC1) to V2 (voltage at “X” termi-
nal of VDCC2) is:
V1(s)
V2(s)
=
gm1
sC1
. (9)
In sinusoidal steady state:
V1(jω)
V2(jω)
=
gm1
ωC1
ej−90
◦
. (10)
Hence, the phase difference between V1 to V2 is −90◦
i.e. V2 and V1 are in quadrature form and are available
at low impedance terminals. Thus, the proposed circuit
configuration can provide both VM and CM quadra-
ture signals simultaneously at appropriate impedance
levels.
3. Effects of VDCC Parasitics
In this section, the proposed quadrature oscillator is in-
vestigated under the influence of VDCC terminal para-
sitics. In CMOS VDCC (shown in Fig. 2) parasitic re-
sistance Rx appears in series withX terminal, parasitic
resistance RP and parasitic capacitance CP appears
in parallel between WP terminal and ground,parasitic
resistance RN and parasitic capacitance CN appears
in parallel between WN terminal and ground and
a grounded parasitic resistance RZ appears at Z ter-
minal. The proposed oscillator configuration including
VDCC terminal parasitics has been shown in Fig. 4.
The effect of low resistance parasitic resistors RX1
and RX2 can be eliminated by merging them with ex-
ternal resistors R1 and R2 respectively. It is further
noted the low parasitic capacitances CN1 and CN2 are
in parallel with external capacitor C2. So, the effects of
CN1 and CN2 can be alleviated by merging them with
C2. Therefore, the influence of parasitic capacitances
can be completely removed from the proposed oscilla-
tor configuration but grounded parallel parasitic resis-
tances RN1, RN2, RZ1 and RZ2 cannot be balanced
and will affect the circuit. To minimize the influence
of theses parasitic resistances, the operating frequency
can be chosen as Eq. (11).
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ω0 >> max

1
(CN1 + CN2 + C2)
 11
RN1
+
1
RN2
+
1
RZ2

,
1
C1RZ1

. (11)
max

1
(CN1 + CN2 + C2+)
 11
RN1
+
1
RN2
+
1
RZ2

,
1
C1RZ1

<< ω0 << min
1
RP1CP1
,
1
RP2CP2
. (12)
1
C1RZ1
+
(
1
RN1
+
1
RN2
+
1
RZ2
)
(CN1 + CN2 + C2)
+
1
R2 +RX2
CN1 + CN2 + C2
− gm2
CN1 + CN2 + C2
≤ 0. (13)
ω0 =
√√√√√ gm1(R1 +RX1) − gm2RZ1 + 1RZ1
(
1
RN1
+
1
RN2
+
1
RZ2
)
+
1
RZ1
(
1
R2 +RX2
)
(CN1 + CN2 + C2)C1
.
(14)
The parasitic resistance RP1 (or RP2) and para-
sitic capacitance CP1 (or CP2) appear between Wp
terminal of VDCC1 (or Wp terminal of VDCC2) and
ground. The phase relationship between current I2 and
I3 will be changed due to these parasitic components.
So, to reduce the effect of these parasitics, the operat-
ing frequency (ω0) has to be chosen as:
ω0 << min
{
1
RP1CP1
,
1
RP2CP2
}
. (15)
Therefore, the useful operating frequency range of
presented quadrature oscillator circuit can be described
by combining conditions given in Eq. (11) and Eq. (15)
we obtain Eq. (12)
The CO and FO of oscillator shown in Fig. 4 are
given for CO Eq. (13) and for FO Eq. (14).
From Eq. (13) and Eq. (14) it is clear that even under
the influence of parasitics the FO can be independently
tunable by gm1 . So, proposed configuration exhibits
low parasitic effects.
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Fig. 4: The proposed dual-mode quadrature oscillator configu-
ration with VDCC terminal parasitics.
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4. Non-Ideal Analysis and
Sensitivity Calculations
In the non-ideal case, the VDCC can be characterized
by the following equations:
IZ = αgm1 (VP − VN ) , (16)
VZ = βVX , (17)
IWP = γWP IX , (18)
IWN = −γWNIX , (19)
where α, γWP , γWN are current tracking errors and β
is voltage tracking error.
Considering the non-idealities of VDCC-1 and
VDCC-2, the characteristic equation of circuit shown
in Fig. 4 becomes:
s2 + s
1
C2β1β2
(
β1γWN2
R2
− β1β2α2gm2
)
+ . . .
· · ·+ gm1α1γWN1
R1C1C2β1
= 0,
(20)
where (α1, β1, γWP1 , γWN1) and (α2, β2, γWP2 , γWN2)
are tracking errors of VDCC-1 and VDCC-2 respec-
tively.
The CO and FO of proposed circuit under non ideal
conditions can be found from Eq. (20), for CO: Eq. (21)
and for FO: Eq. (22):(
β1γWN2
R2
− β1β2α2gm2
)
≤ 0. (21)
ω0 =
√
gm1α1γWN1
R1C1C2β1
. (22)
It is noted from Eq. (21) and Eq. (22) that CO and
FO are independently tunable under non-ideal condi-
tions as well, CO by gm2 or β2 or α2 or γWN2 and FO
by gm1 or α1 or γWN2 , which confirm the good non-
ideal behavior of presented oscillator. The sensitivities
of ω0 with respect to R1, R2, C1, C2, gm1 , gm2 under
the influence of terminal parasitics of VDCCs are given
by Eq. (23).
Also under non-ideal conditions, the sensitivities of
ω0 with respect to various active and passive elements
are obtained in Eq. (24).
So, it can be seen from Eq. (24), that all the sensitiv-
ities under non-ideal conditions are low and not more
than half in magnitude.
The frequency Stability Factor SF of proposed os-
cillator is found to be 2
√
n for C1 = C2, 1/R2 = gm2 ,
and 1/R1 = ngm1 . Therefore, a high value of frequency
stability can be achieved by selecting large value of n.
5. Simulation Results
The performance of proposed oscillator has been
verified by SPICE simulations using TSMC CMOS
0.18 µm processes parameters. Simulations have been
performed using CMOS VDCC (shown in Fig. 3)
with supply voltages ±0.9 VDC and transconductances
gains gm1 = gm2 = 277 µA·V−1. The passive compo-
nent values were chosen as: R1 = 5 kΩ, R2 = 3.65 kΩ,
C1 = C2 = 0.05 nF. The dimensions of MOS tran-
sistors used in simulation have been given in Tab. 1.
Tab. 1: Dimensions of MOS transistors.
Transistor W/L (µm)
M1, M2, M3, M4 3.6/1.8
M5, M6 7.2/1.8
M7, M8 2.4/1.8
M9, M10 3.06/1.72
M11, M12 9.0/1.72
M13, M14, M15, M16 14.4/1.72
M17 13.85/1.72
M18, M19, M20, M21, M22 0.72/0.72
Simulated current and voltage responses have been
shown in Fig. 5 and Fig. 6 respectively. The lissajous
figures shown in Fig. 7 and Fig. 8 are ellipses with no
tilt in axis which confirm the quadrature relationship
of current I2 with current I3 and voltage V1 with V2.
Output spectrum of current I2 is shown in Fig. 9, where
the frequency of oscillation equals to 737.8 kHz and
the Total Harmonic Distortion (THD) is found to be
2.66 %. Figure 10 shows the variation of amplitude and
frequency of current output I2 on varying resistance
R1. The electronic control of FO (of I2) with the bias
current IB1 was shown in Fig. 11. The THD values
of current I2 for different values of bias current IB1
havebeen shown in Fig. 12 and it is clear here that
except IB1 = 55 µA (for which THD is 3.55 %), for
all other values of IB1 THD is less than 3 % which is
under expectable range.
The robustness of proposed configuration has been
checked by Monte-Carlo simulations on ±10 % varia-
tion of R2 and the sample results are shown in Fig. 13.
It can be illustrated from Fig. 13 that, the frequency
of oscillation varies from 721.176 kHz (minimum value)
to 739.103 kHz (maximum value) with mean value of
732.578 kHz. So, the variation from mean frequency
is 1.5 % (lower side) and 0.088 % (upper side), which
confirms the good frequency stability.
These results thus validate the feasibility of proposed
configuration.
A comparison of proposed oscillator configuration
with previously reported second order dual mode
quadrature sinusoidal oscillators has been summarized
in Tab. 2.
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Sω0R1 =
gm1R1
2
[
gm1
R1 +RX1
− gm2
RZ1
+
1
RZ1
(
1
RN1
+
1
RN2
+
1
RZ2
)
+
1
RZ1
(
1
R2 +RX2
)] (R1 +RX1)2 .
Sω0R2 =
R2
2
[
gm1
R1 +RX1
− gm2
RZ1
+
1
RZ1
(
1
RN1
+
1
RN2
+
1
RZ2
)
+
1
RZ1
(
1
R2 +RX2
)] (R2 +RX2)2RZ1.
Sω0C1 = −
1
2
.
Sω0C1 = −
C2
2 (CN1 + CN2 + C2)
.
Sω0gm1 =
gm1
2
[
gm1
R1 +RX1
− gm2
RZ1
+
1
RZ1
(
1
RN1
+
1
RN2
+
1
RZ2
)
+
1
RZ1
(
1
R2 +RX2
)] (R1 +RX1) .
Sω0gm2 =
gm2
2
[
gm1
R1 +RX1
− gm2
RZ1
+
1
RZ1
(
1
RN1
+
1
RN2
+
1
RZ2
)
+
1
RZ1
(
1
R2 +RX2
)]RZ1.
(23)
Sω0R1 = −
1
2
, Sω0R2 = 0, S
ω0
gm1
=
1
2
, Sω0gm2 = 0, S
ω0
C1
= −1
2
, Sω0C2 = −
1
2
, Sω0α1 =
1
2
,
Sω0α2 = 0, S
ω0
β1
= −1
2
, Sω0β2 = 0, S
ω0
γWP1
= 0, Sω0γWP2 = 0, S
ω0
γWN1
= 0, Sω0γWN2 = 0.
(24)
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Fig. 5: Simulated current responses.
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Fig. 6: Simulated voltage responses.
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Fig. 7: Lissajous figure showing quadrature relationship be-
tween current I2 and I3.
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Fig. 8: Lissajous figure showing quadrature relationship be-
tween voltage V1 and V2.
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Fig. 9: Output spectrums of current I2.
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Fig. 10: Variation of of output current I2 amplitude with resis-
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Fig. 12: THD at different values of bias current IB1.
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Fig. 13: Results of Monte-Carlo simulation of proposed oscillator.
Tab. 2: Comparison with other previously reported second order dual-mode quadrature oscillators.
Ref.
Number and
name of
active building
blocks (ABBs)
Number
of passive
elements
All the
passive
elements
grounded
Independent
electro.
tunability
in both
FO and CO
Independent
resistor
tunability
in both
FO and CO
Availability
of VM
quadrature
outputs
at low
impedance
terminals
Availability
of explicit
CM
quadrature
outputs
at high
impedance
terminals
Use of
ABB with
additional
copy
terminal(s)
to get
explicit
CM outputs
[9] 2-CDTA 3 Yes No No No Yes Yes
[10] 1-MO-CCCDTA 3 Yes No No No Yes Yes
[11] 3-CCII 5 No No Yes No Yes Yes
[12] 1-FDCCII 5 Yes No Yes No Yes Yes
[13] 1-FDCCII 4 Yes No No No No Yes
[14] 3-DVCC 5 Yes No Yes No Yes Yes
[15] 3-CCII 5 Yes No Yes Yes Yes Yes
[16] 2-ZC-CG-CDBA 5 No No Yes Yes Yes Yes
[17] 1- DO-CCCDTA 2 Yes Yes No No No Yes
[18] 1-MCDTA +I-CFTA 2 Yes Yes No No Yes Yes
[19] 2-CCCDTA+1-Voltage Buffer 2 Yes Yes No No No No
[20] 3-CCCII 2 Yes Yes No No Yes Yes
[21] 1-DVCCCTA 2 Yes Yes No No Yes Yes
Prop. 2-VDCC 4 Yes Yes Yes Yes Yes No
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6. Conclusions
A new CM/VM quadrature sinusoidal oscillator em-
ploying two VDCCs, two grounded resistors and two
grounded capacitors has been proposed. Use of
grounded resistors and capacitors make the proposed
configuration suitable for monolithic integration. The
presented circuit configuration enjoys several advan-
tageous features expected from a dual mode quadra-
ture oscillator such as: independent electronic tun-
ing of FO and CO, independent resistive control of
FO and CO, explicit quadrature current outputs at
high impedance terminals, quadrature voltage outputs
at low impedance terminals, independent control of
FO even under the influence of VDCC port parasitics,
low active/passive sensitivities, good frequency stabil-
ity and low non ideal effects. The SPICE simulation
results confirm the validity of theoretical predictions.
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